1fbcdcdf98
* Add SDK * fork * massaging makefile * Drop git module * Bring in sdk as its broken Far, Far to much crap to fix with regex now * Remove bl706 * rf_para_flash_t is missing defs * Remove crapton of junk * Remove yet more * Poking I2C * Update peripheral_config.h * Update pinmux_config.h * Update preRTOS.cpp * Update main.hpp * Setup template * Verbose boot * I2C ish * Update I2C_Wrapper.cpp * Update main.cpp * Turn off I2C reading for now * Display running * Roughing out scheduling timer0 * Starting ADC setup * Working scheduling of ADC 🎉 * Format adc headers * Update IRQ.cpp * Buttons working * Slow down I2C * Poking IRQ * Larger stack required * Accel on * Trying to chase down why __libc_init_array isnt working yet * Working c++ * Cleanup * Bump stacks * I2C wake part workaround * Cleanup * Working PWM init * qc draft * Hookup PWM * Stable enough ADC * ADC timing faster + timer without HAL * Silence * Remove boot banner * Tuning in ADC * Wake PID after ADC * Remove unused hal * Draft flash settings * Working settings save & restore * Update to prod model * Cleanup * NTC thermistor * Correct adc gain * Rough tip resistance progress * Scratch out resistance awareness of the tip * better adc settings * Tweaking ADC * ADC tweaking * Make adc range scalable * Update Dockerfile * Update configuration.h * Can read same ADC twice in a row * ADC Setup * Update PIDThread.cpp * Lesser adc backoff * Update USBPD.h * Add device ID * Update BSP_Power.h * Update BSP.cpp * DrawHex dynamicLength * Shorter ID padding * Show validation code * tip measurement * Create access for w0w1 * Expose w0 w1 * Enable debug * crc32 * Device validation * wip starting epr * Logic refactor * Safer PWM Init * PD cleanups * Update bl702_pwm.c * Update power.cpp * Update usb-pd * io * EPR decode * Better gui for showing pd specs * Rough handler for capabilities * EPR * Fix > 25V input * Perform pow step after PPS * Update BSP.cpp * Fix timer output * QC3 * Add tip resistance view * Hold PD negotiation until detection is done for tip res * Get Thermal mass * Tip res =0 protection * Update PIDThread.cpp * Update GUIThread.cpp * Rewrite tip resistance measurement * Update GUIThread.cpp * Fix fallback * Far better tip resistance measurement * Fix QC 0.6V D- * Convert the interpolator to int32 * Correct the NTC lookup * Update BSP.cpp * Update Setup.cpp * . Update configuration #defines More backported functions * Update usb-pd * More missed updates * Refactor BSP Magic BSP -> PinecilV2 Pine64 BSP -> Pinecil Update Makefile * Add Pinecilv2 to CI * Pinecil v2 multi-lang Update push.yml * Update HallSensor.md * Update README.md * Fix wrong prestartcheck default * Fix logo mapping * Update Makefile * Remove unused font block * Style * Style * Remove unused timer funcs * More culling TS80P * Revert "More culling TS80P" This reverts commit2078b89be7. * Revert "Remove unused timer funcs" This reverts commit0c693a89cc. * Make VBus check maskable * Remove DMA half transfer * Drop using brightness and invert icons and go back to text Saves flash space * Refactor settings UI drawing descriptions * Shorten setting function names * Store bin file assets * Fix MHP prestart
267 lines
14 KiB
C
267 lines
14 KiB
C
/**
|
|
* @file peripheral_config.h
|
|
* @brief
|
|
*
|
|
* Copyright (c) 2021 Bouffalolab team
|
|
*
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
* this work for additional information regarding copyright ownership. The
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
* "License"); you may not use this file except in compliance with the
|
|
* License. You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
* License for the specific language governing permissions and limitations
|
|
* under the License.
|
|
*
|
|
*/
|
|
|
|
#ifndef _PERIPHERAL_CONFIG_H_
|
|
#define _PERIPHERAL_CONFIG_H_
|
|
|
|
/* PERIPHERAL USING LIST */
|
|
#define BSP_USING_ADC0
|
|
// #define BSP_USING_DAC0
|
|
#define BSP_USING_UART0
|
|
// #define BSP_USING_UART1
|
|
// #define BSP_USING_SPI0
|
|
#define BSP_USING_I2C0
|
|
// #define BSP_USING_I2S0
|
|
// #define BSP_USING_PWM_CH0
|
|
#define BSP_USING_PWM_CH1
|
|
// #define BSP_USING_PWM_CH2
|
|
// #define BSP_USING_PWM_CH3
|
|
// #define BSP_USING_PWM_CH4
|
|
#define BSP_USING_TIMER0
|
|
#define BSP_USING_TIMER1
|
|
#define BSP_USING_WDT
|
|
// #define BSP_USING_KEYSCAN
|
|
// #define BSP_USING_QDEC0
|
|
// #define BSP_USING_QDEC1
|
|
// #define BSP_USING_QDEC2
|
|
// #define BSP_USING_USB
|
|
/* ----------------------*/
|
|
|
|
/* PERIPHERAL With DMA LIST */
|
|
|
|
#define BSP_USING_DMA0_CH0
|
|
#define BSP_USING_DMA0_CH1
|
|
#define BSP_USING_DMA0_CH2
|
|
#define BSP_USING_DMA0_CH3
|
|
#define BSP_USING_DMA0_CH4
|
|
#define BSP_USING_DMA0_CH5
|
|
#define BSP_USING_DMA0_CH6
|
|
#define BSP_USING_DMA0_CH7
|
|
|
|
/* PERIPHERAL CONFIG */
|
|
#if defined(BSP_USING_ADC0)
|
|
#ifndef ADC0_CONFIG
|
|
#define ADC0_CONFIG \
|
|
{ \
|
|
.clk_div = ADC_CLOCK_DIV_32, .vref = ADC_VREF_3V2, .continuous_conv_mode = DISABLE, .differential_mode = DISABLE, .data_width = ADC_DATA_WIDTH_16B_WITH_256_AVERAGE, \
|
|
.fifo_threshold = ADC_FIFO_THRESHOLD_8BYTE, .gain = ADC_GAIN_1 \
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_DAC0)
|
|
#ifndef DAC_CONFIG
|
|
#define DAC_CONFIG \
|
|
{ .channels = DAC_CHANNEL_0, .sample_freq = DAC_SAMPLE_FREQ_500KHZ, .vref = DAC_VREF_INTERNAL, }
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_UART0)
|
|
#ifndef UART0_CONFIG
|
|
#define UART0_CONFIG \
|
|
{ .id = 0, .baudrate = 2000000, .databits = UART_DATA_LEN_8, .stopbits = UART_STOP_ONE, .parity = UART_PAR_NONE, .fifo_threshold = 0, }
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_PWM_CH0)
|
|
#ifndef PWM_CH0_CONFIG
|
|
#define PWM_CH0_CONFIG \
|
|
{ .ch = 0, .polarity_invert_mode = DISABLE, .period = 0, .threshold_low = 0, .threshold_high = 0, .it_pulse_count = 0, }
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_PWM_CH1)
|
|
#ifndef PWM_CH1_CONFIG
|
|
#define PWM_CH1_CONFIG \
|
|
{ .ch = 1, .polarity_invert_mode = DISABLE, .period = 100, .threshold_low = 0, .threshold_high = 0, .it_pulse_count = 0, }
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_PWM_CH2)
|
|
#ifndef PWM_CH2_CONFIG
|
|
#define PWM_CH2_CONFIG \
|
|
{ .ch = 2, .polarity_invert_mode = DISABLE, .period = 0, .threshold_low = 0, .threshold_high = 0, .it_pulse_count = 0, }
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_PWM_CH3)
|
|
#ifndef PWM_CH3_CONFIG
|
|
#define PWM_CH3_CONFIG \
|
|
{ .ch = 3, .polarity_invert_mode = DISABLE, .period = 0, .threshold_low = 0, .threshold_high = 0, .it_pulse_count = 0, }
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_PWM_CH4)
|
|
#ifndef PWM_CH4_CONFIG
|
|
#define PWM_CH4_CONFIG \
|
|
{ .ch = 4, .polarity_invert_mode = DISABLE, .period = 0, .threshold_low = 0, .threshold_high = 0, .it_pulse_count = 0, }
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_DMA0_CH0)
|
|
#ifndef DMA0_CH0_CONFIG
|
|
#define DMA0_CH0_CONFIG \
|
|
{ \
|
|
.id = 0, .ch = 0, .direction = DMA_MEMORY_TO_MEMORY, .transfer_mode = DMA_LLI_ONCE_MODE, .src_req = DMA_REQUEST_NONE, .dst_req = DMA_REQUEST_NONE, .src_addr_inc = DMA_ADDR_INCREMENT_ENABLE, \
|
|
.dst_addr_inc = DMA_ADDR_INCREMENT_ENABLE, .src_burst_size = DMA_BURST_4BYTE, .dst_burst_size = DMA_BURST_4BYTE, .src_width = DMA_TRANSFER_WIDTH_32BIT, .dst_width = DMA_TRANSFER_WIDTH_32BIT, \
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_DMA0_CH1)
|
|
#ifndef DMA0_CH1_CONFIG
|
|
#define DMA0_CH1_CONFIG \
|
|
{ \
|
|
.id = 0, .ch = 1, .direction = DMA_MEMORY_TO_MEMORY, .transfer_mode = DMA_LLI_ONCE_MODE, .src_req = DMA_REQUEST_NONE, .dst_req = DMA_REQUEST_NONE, .src_addr_inc = DMA_ADDR_INCREMENT_ENABLE, \
|
|
.dst_addr_inc = DMA_ADDR_INCREMENT_ENABLE, .src_burst_size = DMA_BURST_4BYTE, .dst_burst_size = DMA_BURST_4BYTE, .src_width = DMA_TRANSFER_WIDTH_16BIT, .dst_width = DMA_TRANSFER_WIDTH_16BIT, \
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_DMA0_CH2)
|
|
#ifndef DMA0_CH2_CONFIG
|
|
#define DMA0_CH2_CONFIG \
|
|
{ \
|
|
.id = 0, .ch = 2, .direction = DMA_MEMORY_TO_PERIPH, .transfer_mode = DMA_LLI_ONCE_MODE, .src_req = DMA_REQUEST_NONE, .dst_req = DMA_REQUEST_UART1_TX, .src_addr_inc = DMA_ADDR_INCREMENT_ENABLE, \
|
|
.dst_addr_inc = DMA_ADDR_INCREMENT_DISABLE, .src_burst_size = DMA_BURST_1BYTE, .dst_burst_size = DMA_BURST_1BYTE, .src_width = DMA_TRANSFER_WIDTH_8BIT, .dst_width = DMA_TRANSFER_WIDTH_8BIT, \
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_DMA0_CH3)
|
|
#ifndef DMA0_CH3_CONFIG
|
|
#define DMA0_CH3_CONFIG \
|
|
{ \
|
|
.id = 0, .ch = 3, .direction = DMA_MEMORY_TO_PERIPH, .transfer_mode = DMA_LLI_ONCE_MODE, .src_req = DMA_REQUEST_NONE, .dst_req = DMA_REQUEST_SPI0_TX, .src_addr_inc = DMA_ADDR_INCREMENT_ENABLE, \
|
|
.dst_addr_inc = DMA_ADDR_INCREMENT_DISABLE, .src_burst_size = DMA_BURST_1BYTE, .dst_burst_size = DMA_BURST_1BYTE, .src_width = DMA_TRANSFER_WIDTH_8BIT, .dst_width = DMA_TRANSFER_WIDTH_8BIT, \
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_DMA0_CH4)
|
|
#ifndef DMA0_CH4_CONFIG
|
|
#define DMA0_CH4_CONFIG \
|
|
{ \
|
|
.id = 0, .ch = 4, .direction = DMA_PERIPH_TO_MEMORY, .transfer_mode = DMA_LLI_ONCE_MODE, .src_req = DMA_REQUEST_SPI0_RX, .dst_req = DMA_REQUEST_NONE, .src_addr_inc = DMA_ADDR_INCREMENT_DISABLE, \
|
|
.dst_addr_inc = DMA_ADDR_INCREMENT_ENABLE, .src_burst_size = DMA_BURST_1BYTE, .dst_burst_size = DMA_BURST_1BYTE, .src_width = DMA_TRANSFER_WIDTH_8BIT, .dst_width = DMA_TRANSFER_WIDTH_8BIT, \
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_DMA0_CH5)
|
|
#ifndef DMA0_CH5_CONFIG
|
|
#define DMA0_CH5_CONFIG \
|
|
{ \
|
|
.id = 0, .ch = 5, .direction = DMA_MEMORY_TO_PERIPH, .transfer_mode = DMA_LLI_CYCLE_MODE, .src_req = DMA_REQUEST_NONE, .dst_req = DMA_REQUEST_I2S_TX, .src_addr_inc = DMA_ADDR_INCREMENT_ENABLE, \
|
|
.dst_addr_inc = DMA_ADDR_INCREMENT_DISABLE, .src_burst_size = DMA_BURST_1BYTE, .dst_burst_size = DMA_BURST_1BYTE, .src_width = DMA_TRANSFER_WIDTH_16BIT, .dst_width = DMA_TRANSFER_WIDTH_16BIT, \
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_DMA0_CH6)
|
|
#ifndef DMA0_CH6_CONFIG
|
|
#define DMA0_CH6_CONFIG \
|
|
{ \
|
|
.id = 0, .ch = 6, .direction = DMA_MEMORY_TO_PERIPH, .transfer_mode = DMA_LLI_CYCLE_MODE, .src_req = DMA_REQUEST_NONE, .dst_req = DMA_REQUEST_I2S_TX, .src_addr_inc = DMA_ADDR_INCREMENT_ENABLE, \
|
|
.dst_addr_inc = DMA_ADDR_INCREMENT_DISABLE, .src_burst_size = DMA_BURST_1BYTE, .dst_burst_size = DMA_BURST_1BYTE, .src_width = DMA_TRANSFER_WIDTH_16BIT, .dst_width = DMA_TRANSFER_WIDTH_16BIT, \
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_DMA0_CH7)
|
|
#ifndef DMA0_CH7_CONFIG
|
|
#define DMA0_CH7_CONFIG \
|
|
{ \
|
|
.id = 0, .ch = 7, .direction = DMA_MEMORY_TO_MEMORY, .transfer_mode = DMA_LLI_ONCE_MODE, .src_req = DMA_REQUEST_NONE, .dst_req = DMA_REQUEST_NONE, .src_addr_inc = DMA_ADDR_INCREMENT_ENABLE, \
|
|
.dst_addr_inc = DMA_ADDR_INCREMENT_ENABLE, .src_burst_size = DMA_BURST_1BYTE, .dst_burst_size = DMA_BURST_1BYTE, .src_width = DMA_TRANSFER_WIDTH_32BIT, .dst_width = DMA_TRANSFER_WIDTH_32BIT, \
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_I2C0)
|
|
#ifndef I2C0_CONFIG
|
|
#define I2C0_CONFIG \
|
|
{ .id = 0, .mode = I2C_HW_MODE, .phase = 15, }
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_TIMER0)
|
|
#ifndef TIMER0_CONFIG
|
|
#define TIMER0_CONFIG \
|
|
{ .id = 0, .cnt_mode = TIMER_CNT_PRELOAD, .trigger = TIMER_PRELOAD_TRIGGER_COMP2, .reload = 0, .timeout1 = 1000000, .timeout2 = 2000000, .timeout3 = 3000000, }
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_TIMER1)
|
|
#ifndef TIMER1_CONFIG
|
|
#define TIMER1_CONFIG \
|
|
{ .id = 1, .cnt_mode = TIMER_CNT_PRELOAD, .trigger = TIMER_PRELOAD_TRIGGER_COMP0, .reload = 0, .timeout1 = 1000000, .timeout2 = 2000000, .timeout3 = 3000000, }
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_WDT)
|
|
#ifndef WDT_CONFIG
|
|
#define WDT_CONFIG \
|
|
{ .id = 0, .wdt_timeout = 6000, }
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_KEYSCAN)
|
|
#ifndef KEYSCAN_CONFIG
|
|
#define KEYSCAN_CONFIG \
|
|
{ .col_num = COL_NUM_4, .row_num = ROW_NUM_4, .deglitch_count = 0, }
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_QDEC0)
|
|
#ifndef QDEC0_CONFIG
|
|
#define QDEC0_CONFIG \
|
|
{ \
|
|
.id = 0, .acc_mode = QDEC_ACC_CONTINUE_ACCUMULATE, .sample_mode = QDEC_SAMPLE_SINGLE_MOD, .sample_period = QDEC_SAMPLE_PERIOD_256US, .report_mode = QDEC_REPORT_TIME_MOD, .report_period = 2000, \
|
|
.led_en = ENABLE, .led_swap = DISABLE, .led_period = 7, .deglitch_en = DISABLE, .deglitch_strength = 0x0, \
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_QDEC1)
|
|
#ifndef QDEC1_CONFIG
|
|
#define QDEC1_CONFIG \
|
|
{ \
|
|
.id = 1, .acc_mode = QDEC_ACC_CONTINUE_ACCUMULATE, .sample_mode = QDEC_SAMPLE_SINGLE_MOD, .sample_period = QDEC_SAMPLE_PERIOD_256US, .report_mode = QDEC_REPORT_TIME_MOD, .report_period = 2000, \
|
|
.led_en = ENABLE, .led_swap = DISABLE, .led_period = 7, .deglitch_en = DISABLE, .deglitch_strength = 0x0, \
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#if defined(BSP_USING_QDEC2)
|
|
#ifndef QDEC2_CONFIG
|
|
#define QDEC2_CONFIG \
|
|
{ \
|
|
.id = 2, .acc_mode = QDEC_ACC_CONTINUE_ACCUMULATE, .sample_mode = QDEC_SAMPLE_SINGLE_MOD, .sample_period = QDEC_SAMPLE_PERIOD_256US, .report_mode = QDEC_REPORT_TIME_MOD, .report_period = 2000, \
|
|
.led_en = ENABLE, .led_swap = DISABLE, .led_period = 7, .deglitch_en = DISABLE, .deglitch_strength = 0x0, \
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#endif
|