sv/IronOS
1
0
Fork 0
forked from me/IronOS
Code Pull Requests Activity

set sections

Browse Source
This commit is contained in:
Ben V. Brown
2020-12-11 20:30:14 +11:00
parent d203b14502
commit c0925a0aed
2 changed files with 3 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
workspace/TS100/Core/BSP/Pine64/Vendor/SoC/gd32vf103/Board/gd32vf103v_eval/Source/GCC/gcc_gd32vf103_flashxip.ld vendored
View File

@@ -258,13 +258,13 @@ SECTIONS
{ {
. = ABSOLUTE(__FLASH_END_ADDR__ - 2048); . = ABSOLUTE(__FLASH_END_ADDR__ - 2048);
KEEP (*(.logo_page*)) KEEP (*(.logo_page*))
} > ROM } > flash
.settings_page (NOLOAD) : .settings_page (NOLOAD) :
{ {
. = ABSOLUTE(__FLASH_END_ADDR__ - 1024); . = ABSOLUTE(__FLASH_END_ADDR__ - 1024);
KEEP (*(.settings_page*)) KEEP (*(.settings_page*))
} > ROM } > flash
. = ALIGN(4); . = ALIGN(4);
PROVIDE( _edata = . ); PROVIDE( _edata = . );
PROVIDE( edata = . ); PROVIDE( edata = . );

12
workspace/TS100/Core/BSP/Pine64/Vendor/SoC/gd32vf103/Common/Source/GCC/startup_gd32vf103.S vendored
View File

@@ -285,12 +285,6 @@ _start0800:
/* ===== Startup Stage 2 ===== */ /* ===== Startup Stage 2 ===== */
#ifdef __riscv_flen
/* Enable FPU */
li t0, MSTATUS_FS
csrs mstatus, t0
csrw fcsr, x0
#endif
/* Enable mcycle and minstret counter */ /* Enable mcycle and minstret counter */
csrci CSR_MCOUNTINHIBIT, 0x5 csrci CSR_MCOUNTINHIBIT, 0x5
@@ -356,12 +350,8 @@ _start0800:
li a0, 0 li a0, 0
li a1, 0 li a1, 0
#ifdef RTOS_RTTHREAD
// Call entry function when using RT-Thread
call entry
#else
call main call main
#endif
/* do post-main steps after main */ /* do post-main steps after main */
call _postmain_fini call _postmain_fini