me/IronOS
1
0
Fork 1
mirror of https://github.com/Ralim/IronOS.git synced 2025-02-26 07:53:55 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Start sec

Browse Source
This commit is contained in:
Ben V. Brown
2022-10-22 23:15:40 +11:00
parent ea7d270146
commit 4ab33eaee8
1 changed files with 14 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
source/Core/BSP/Pinecilv2/Setup.cpp
View File

@@ -8,9 +8,9 @@
#include "BSP.h" #include "BSP.h"
#include "Debug.h" #include "Debug.h"
#include "FreeRTOSConfig.h" #include "FreeRTOSConfig.h"
#include "Pins.h"
#include "IRQ.h" #include "IRQ.h"
#include "Pins.h"
#include "bl702_sec_eng.h"
#include "history.hpp" #include "history.hpp"
#include <string.h> #include <string.h>
#define ADC_NORM_SAMPLES 16 #define ADC_NORM_SAMPLES 16
@@ -35,6 +35,18 @@ void setup_adc(void);
void hardware_init() { void hardware_init() {
vPortDefineHeapRegions(xHeapRegions); vPortDefineHeapRegions(xHeapRegions);
HBN_Set_XCLK_CLK_Sel(HBN_XCLK_CLK_XTAL);
// Set capcode
{
uint32_t tmpVal = 0;
tmpVal = BL_RD_REG(AON_BASE, AON_XTAL_CFG);
tmpVal = BL_SET_REG_BITS_VAL(tmpVal, AON_XTAL_CAPCODE_IN_AON, 33);
tmpVal = BL_SET_REG_BITS_VAL(tmpVal, AON_XTAL_CAPCODE_OUT_AON, 33);
BL_WR_REG(AON_BASE, AON_XTAL_CFG, tmpVal);
}
Sec_Eng_Trng_Enable();
gpio_set_mode(OLED_RESET_Pin, GPIO_OUTPUT_MODE); gpio_set_mode(OLED_RESET_Pin, GPIO_OUTPUT_MODE);
gpio_set_mode(KEY_A_Pin, GPIO_INPUT_PD_MODE); gpio_set_mode(KEY_A_Pin, GPIO_INPUT_PD_MODE);